datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Number :
Home  >>>  SN74LS138D Datasheet

SN74LS138D

  

Datasheet PDF

Match, Like SN74LS138D SN74LS138DR
Start with SN74LS138DE* SN74LS138DG* SN74LS138DR*
End N/A
Included N/A
View Details    
Manufacturer Part no Description View
Motorola
Motorola => Freescale
SN74LS138D 1-OF-8 DECODER/DEMULTIPLEXER

The LSTTL/MSI SN54/74LS138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel ex pansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 decoder using four LS138s and one inverter. The LS138 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

• Demultiplexing Capability
• Multiple Input Enable for Easy Expansion
• Typical Power Dissipation of 32 mW
• Active Low Mutually Exclusive Outputs
• Input Clamp Diodes Limit High Speed Termination Effects


other parts : 54LS138  SN54/74LS138  SN54LS138  SN54LS138J  SN74LS138  SN74LS138N  74LS138  
SN74LS138D PDF
ON-Semiconductor
ON Semiconductor
SN74LS138D_1999 1-of-8 Decoder/Demultiplexer

The LSTTL/MSI SN74LS138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 decoder using four LS138s and one inverter. The LS138 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all ON Semiconductor TTL families.

• Demultiplexing Capability
• Multiple Input Enable for Easy Expansion
• Typical Power Dissipation of 32 mW
• Active Low Mutually Exclusive Outputs
• Input Clamp Diodes Limit High Speed Termination Effects


other parts : SN74LS138N_1999  SN74LS138_1999  
SN74LS138D PDF
ON-Semiconductor
ON Semiconductor
SN74LS138D 1-of-8 Decoder/Demultiplexer

The LSTTL/MSI SN74LS138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 decoder using four LS138s and one inverter. The LS138 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all ON Semiconductor TTL families.

• Demultiplexing Capability
• Multiple Input Enable for Easy Expansion
• Typical Power Dissipation of 32 mW
• Active Low Mutually Exclusive Outputs
• Input Clamp Diodes Limit High Speed Termination Effects


other parts : 74138  ON2824  SN74LS138  SN74LS138DR2  SN74LS138M  SN74LS138MEL  SN74LS138ML1  SN74LS138ML2  SN74LS138N  
SN74LS138D PDF
TI
Texas Instruments
SN74LS138D 3-LINE TO 8-LINE DECODER / DEMULTIPLEXER

Description
These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.
The LS138, SN54S138, and SN74S138A decode one of eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.
All of these decoder/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and to simplify system design.
The SN54LS138 and SN54S138 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS138 and SN74S138A are characterized for operation from 0°C to 70°C.


other parts : 54LS138  54S138  74S138A  SN54LS138  SN54LS138FK  SN54LS138W  SN54S138  SN54S138FK  SN54S138W  SN74LS138  
SN74LS138D PDF
TI
Texas Instruments
SN74LS138DR 3-LINE TO 8-LINE DECODER / DEMULTIPLEXER

Description
These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.
The LS138, SN54S138, and SN74S138A decode one of eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.
All of these decoder/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and to simplify system design.
The SN54LS138 and SN54S138 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS138 and SN74S138A are characterized for operation from 0°C to 70°C.


other parts : 54LS138  54S138  74S138A  SN54LS138  SN54LS138FK  SN54LS138W  SN54S138  SN54S138FK  SN54S138W  SN74LS138  
SN74LS138DR PDF
TI
Texas Instruments
SN74LS138DE4 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS


other parts : SN74LS138NSRE4  SN74S138ADE4  SN74S138ANSR  SN74S138ANSRE4  SN74S138N  
SN74LS138DE4 PDF
ON-Semiconductor
ON Semiconductor
SN74LS138DR2 1-of-8 Decoder/Demultiplexer

The LSTTL/MSI SN74LS138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 decoder using four LS138s and one inverter. The LS138 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all ON Semiconductor TTL families.

• Demultiplexing Capability
• Multiple Input Enable for Easy Expansion
• Typical Power Dissipation of 32 mW
• Active Low Mutually Exclusive Outputs
• Input Clamp Diodes Limit High Speed Termination Effects


other parts : 74138  ON2824  SN74LS138  SN74LS138D  SN74LS138M  SN74LS138MEL  SN74LS138ML1  SN74LS138ML2  SN74LS138N  
SN74LS138DR2 PDF
TI
Texas Instruments
SN74LS138DG4 3-LINE TO 8-LINE DECODER / DEMULTIPLEXER

Description
These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.
The LS138, SN54S138, and SN74S138A decode one of eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.
All of these decoder/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and to simplify system design.
The SN54LS138 and SN54S138 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS138 and SN74S138A are characterized for operation from 0°C to 70°C.


other parts : 54LS138  54S138  74S138A  SN54LS138  SN54LS138FK  SN54LS138W  SN54S138  SN54S138FK  SN54S138W  SN74LS138  
SN74LS138DG4 PDF
TI
Texas Instruments
SN74LS138DRE4 3-LINE TO 8-LINE DECODER / DEMULTIPLEXER

Description
These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.
The LS138, SN54S138, and SN74S138A decode one of eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.
All of these decoder/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and to simplify system design.
The SN54LS138 and SN54S138 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS138 and SN74S138A are characterized for operation from 0°C to 70°C.


other parts : 54LS138  54S138  74S138A  SN54LS138  SN54LS138FK  SN54LS138W  SN54S138  SN54S138FK  SN54S138W  SN74LS138  
SN74LS138DRE4 PDF
TI
Texas Instruments
SN74LS138DRG4 3-LINE TO 8-LINE DECODER / DEMULTIPLEXER

Description
These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.
The LS138, SN54S138, and SN74S138A decode one of eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.
All of these decoder/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and to simplify system design.
The SN54LS138 and SN54S138 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS138 and SN74S138A are characterized for operation from 0°C to 70°C.


other parts : 54LS138  54S138  74S138A  SN54LS138  SN54LS138FK  SN54LS138W  SN54S138  SN54S138FK  SN54S138W  SN74LS138  
SN74LS138DRG4 PDF

1

New and Popular Datasheet

LM317  PN2222A  1N4007  LM324N  PWR-TOP200YAI  TOP210PF1  PM75RSK060  PM75RSK060  PM75RSD060  PM75RSA060  AR9280  GI851  GI851  GI824  RTR6280  AR9280  QCA4002  GI824  PT2399  AR8031  Z86E06_04  TNY253GN  PT2314E  PT2253A  PM6610  ISL6525CBZ  CM300DY-24NFH  BUK456-200  BUK456-100A  23Z467SM  MSM8974  PFS708EG  1985881  MYS380  VTB100H  TOP221Y  BUK456-1000B  GI824  PT2395  Z86E0612SSC  PM75RSA060  SY8120  LM7815CK  RTL8111E-VL-CG  RTL8111  RTL8192SE  1N4001  R1200  2SD1101  2SK1588-HF  2SK1588  R2A15212FP  RH5VT30A-RF  DTC144EKA  TDA2030A  Part List  Manufacturers List 


Key Word
System  Voltage  Analog  Audio  Axial  Battery  Bipolar  Bridge  Camera  Chip  Clock  Color  Connector  Control  Controller  Converter  Counter  Crystal  Decoder  Digital 

@ 2014 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]